

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

Predictive simulation of Triple-Material Cylindrical Gate-All-Around (TM-CGAA) MOSFETs

Vijayeta Kumari

M. Tech Student, Department of Electronics and Communication Engineering
B.S.A. Institute of Technology and Management, Faridabad, Haryana, India

Anju Ravish

Lecturer, BSAITM, Faridabad, Haryana, India

Indrash Babbar

Head, Department of ECE, BSAITM, Faridabad, Haryana, India

Abstract:

In this paper, a triple-material cylindrical gate-all-around(TM-CGAA) MOSFET is proposed and an analysis of its natural length based on center potential is presented by means of 3D TCAD simulations. This paper provides contrast between the estimation of the natural length using surface potential and the use of center-potential based natural length formulation for an accurate subthreshold analysis. The effects on the threshold voltage and DIBL due to the device parameters like the cylinder diameter, oxide thickness, gate length ratio, etc., are also examined.

1. Introduction

The 20th century marked the beginning of an era of miniaturization of computer and hand held gadgets with every possible application. It became possible by a process known as 'Scaling'. But as the MOS dimension attained its physical limit, the scaling beyond 22-nm node became an almost impossible task. This enforced VLSI engineers to look beyond the conventional MOSFET structure and design new ones. The degree of Gate controllability started getting better and better with newer devices being developed like FinFET, Omega/Pi Gate MOSFET and Gate-All-Around (GAA). As the MOS structure is continued to be scaled down, a lot of undesired effects like SCE and DIBL also come into play.

One of the prominent means to get rid of SCE is by using cascaded gate structure consisting of two or more metals of different work functions. This structure is commonly known as Double-Material-Gate (DMG) or Triple-Material-Gate (TMG). The metal gates are so cascaded that the gate near the drain is a metal with lower work-function and the source side metal is of relatively higher work function. As a result of this, the electron velocity and the lateral electric field along the channel increases sharply at the interface of the two gate material which further results in the increased gate transport efficiency. In the present work, it has been demonstrated that the channel forms at the Si body center first than at the surface. Thus, formulation centre potential is more worthy than the surface potential. The natural length derived through centre potential will be more accurate than that at surface. A rather simplified method has been adopted to derive the device characteristics employing parabolic potential approximation in the channel.

2. Short Channel Effects

2.1. Hot Carrier Effects (HCE)

Hot-carrier (HC) degradation affects reliability, increases SCE and causes long-term instability, manifested by a threshold voltage decrease and sub-threshold drive current increase. The high electric field near the drain creates hot carriers which are injected into the oxide with enough energy to create defect states (traps) in the oxide near the silicon/oxide interface.

2.2. Mobility Degradation

For a planar bulk MOSFET, continuous scaling requires continuous increase in the channel doping (N_a). This is because it is desired to have a lower junction electric field in the channel region. Also higher doping ensures non-overlap of the source and drain depletion in the channel. But a serious effect of mobility degradation due to the impurity scattering comes in play with higher amount of channel doping. Also the threshold voltage variations take place due to random dopant fluctuations inside the channel.

2.3. Quantum Effects

Scaling the oxide leads to strong surface electric field near the silicon/oxide interface creating a potential well and leading to quantum confinement of the inversion carriers, giving rise to discrete sub-bands for motion in the direction perpendicular to the interface and shifting the peak of the inversion charge centroid away from the interface. The confinement decreases the inversion charge density at a given bias, increases the effective oxide thickness and increases the threshold voltage.

2.4. Drain Induced Barrier Lowering (DIBL)

As the lateral dimensions are scaled, the source/drain channel p-n junction depletion width becomes significant in comparison to the channel length leading to loss of gate control over the channel. An increase in drain voltage leads to further penetration of the drain-induced field into the channel of the transistor, reducing the lateral potential barrier that is typically controlled by the gate. This effect is termed drain induced barrier lowering (DIBL).

3. Device Structure

The cross sectional diagram of the fully depleted TM-GAA MOSFET structure used for modelling and simulation is shown in Fig. 1. The radial and lateral directions are assumed to be along the radius and the z- axis of the cylinder as shown in the Fig. 1. The surrounding metals divide the entire channel region into three regions named as region I, II and III as shown in Fig. 1. The lengths of the three regions connected in a non-overlapping way are symbolized as L_1 , L_2 and L_3 . The device has uniformly doped source/drain with doping density of $N_D = 1 \times 10^{20} \text{cm}^{-3}$. The channel is kept lightly doped with doping density of $N_A = 1 \times 10^{16} \text{cm}^{-3}$. The gate oxidethickness and the diameter of the silicon pillar are $t_{ox} = 2 \text{nm}$ and $t_{Si} = 40 \text{nm}$ respectively. The work function of the gate materials in decreasing order from source to drain are: $\Psi_1 = 4.8 \text{eV}$ (e.g., Au), gate material 2 with $\Psi_2 = 4.6 \text{eV}$ (e.g., Mo), and gate material 3 with $\Psi_3 = 4.4 \text{eV}$ (e.g., Ti).




Figure 1: Cross-sectional view and side-view of the TM-GAA MOSFET

4. References

1. A. Kloes, M. Schwarz, and T. Holtij, "MOS3 : A new physics-based explicit compact model for lightly doped short-channel triple-gate SOI MOSFETs," IEEE Trans. Electron. Devices, vol. 59, no. 2, pp. 349–358, Feb. 2012.
2. A. Yesayan, F. Pr'egaldiny, N. Chevillon, C. Lallement, and J.-M. Sallese, "Physics-based compact model for ultra-scaled FinFETs," Solid State Electron., vol. 62, no. 1, pp. 165–173, Aug. 2011.
3. R. Ritzenthaler, M. Tang, O. Faynot, F. Lime, F. Pr'egaldiny, C. Lallement, S. Cristoloveanu, and B. Gn'iguez, "A 2D analytical model of threshold voltage for Pi-gate FinFET transistors," in Proc. EUROSIOI, Grenoble, France, Jan. 2010.
4. J.-P. Colinge, FinFETs and Other Multi-Gate Transistor. New York, NY, USA: Springer-Verlag, 2008, pp. 8–16.
5. J.-P. Colinge, "Multiple-gate SOI MOSFETs," Solid-State Electron., vol. 48, pp. 897–905, Jan. 2004.
6. S. M. Amoroso, C. MonzioCompagnoni, A. Mauri, A. Maconi, S. Spinelli, and A. L. Lacaita IEEE Trans. Electron. Devices, vol. 58, no. 9, pp. 3116–3123, 2011.
7. W. D. Brown and E. Brewer, Nonvolatile Semiconductor Memory Technology. New York, NY, USA: IEEE Press, 1997, pp. 163–166.
8. P.-C. Huang, L.-A. Chen, and J.-T. Sheu, "Electric-Field enhancement of a gate-all-around nanowire thin-film transistor memory," IEEE Electron. Dev. Lett., vol. 31, pp. 216–218, 2010.
9. H. X. Yu, Z. F. Long, H. R. , and Z. Xing, "Corner effects in doublegate/gate-all-around MOSFETs," Chin. Phys., vol. 16, no. 3, pp. 812–816, 2007.
10. H. A. E. Hamid, B. Iniguez, and J. R. Guitart, "Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate-all-around- based MOSFETs," IEEE Trans. Electron. Devices, vol. 54, no. 3, pp. 572–579, Mar. 2007.
11. K. K. Ng and G. W. Taylor, "Effects of hot-carrier trapping in n- and p-channel MOSFETs," IEEE Trans. Electron. Devices, vol. 30, no. 8, pp. 871–876, Aug. 1983.
12. Z. J. Ma, H. J. Wann, M. Chan, J. C. King, Y. C. Cheng, P. K. Koand, and C. Hu, "Hot-Carrier effects in thin film fully depleted SOI MOSFETs," IEEE Electron. Device Lett., vol. 15, no. 6, pp. 218–220, Jun. 1994.
13. Y. S. Yu, N. Cho, S. W. Hwang, and D. I. Ahn, "Analytical threshold voltage model including effective conducting path effect (ECPE) for surrounding-gate MOSFETs (SGMOSFETs) with localized charges, "IEEE Trans. Electron. Devices, vol. 57, no. 11, pp. 3176–3180, Nov. 2010.
14. C. T. Kuang, "A Compact analytical threshold-voltage model for surrounding-gate MOSFETs with interface trapped charges," IEEE Electron Device Lett., vol. 31, no. 8, pp. 788–790, Aug. 2010.

15. W. Long, H. Ou, J. M. Kuo, and K. K. Chin, "Dual-material gate (DMG) field effect transistor," *IEEE Trans. Electron. Devices*, vol. 46, no.5, pp. 865–870, May 1999.
16. H.-K. Wang, S. Wu, T.-K. Chiang, and M.-S. Lee, "A new two dimensional analytical threshold voltage model for short-channel triple material surrounding-gate metal-oxide-semiconductor field-effect transistors," *Jpn. J. Appl. Phys.*, vol. 51, pp. 054301–054306, Apr. 2012.
17. K. K. Young, "Short-channel effect in fully depleted SOI MOSFETs," *IEEE Trans. Electron. Devices*, vol. 36, no. 2, pp. 399–402, Feb. 1989.
18. O. Conde, F. J. Garcia Sanchez, J. J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, "A review of recent MOSFET threshold voltage extraction methods," *Microelectron. Rel.*, vol. 42, pp. 583–596, Apr. 2002.
19. R. Granzner, V. M. Polyakov, F. Schwierz, M. Kittler, and T. Doll, "On the suitability of DD and HD models for the simulation of nanometer doublegate MOSFETs," *Physica E: Low-dimensional Syst. Nanostructures*, vol. 19, no. 1–2, pp. 33–38, 2003.
20. Y. Tsvividis, *Operational Modeling of the MOS Transistor*, 2nd ed. New York, NY, USA: McGraw-Hill, 1999, p. 268